



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
08/602,503	02/20/1996	MICHAEL B. BALL	2718US 4539	
75	590 03/24/2004		EXAMINER	
JOSEPH A WALKOWSKI TRASK BRITT & ROSSA PO BOX 2550			NGUYEN, DILINH P	
			ART UNIT	PAPER NUMBER
	TTY, UT 84110		2814	
			DATE MAILED: 03/24/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

N	/
• •	•

•	Application No.	Applicant(s)				
A	08/602,503	BALL, MICHAEL B.				
Office Action Summary	Examiner	Art Unit				
	DiLinh Nguyen	2814				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on <u>08 De</u>	1) Responsive to communication(s) filed on <u>08 December 2003</u> .					
2a) This action is FINAL . 2b) ⊠ This	This action is FINAL . 2b)⊠ This action is non-final.					
	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) 19,21-23 and 25-34 is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.	5) Claim(s) is/are allowed.					
	☑ Claim(s) <u>19,21-23,25,27 and 29-34</u> is/are rejected.					
7)⊠ Claim(s) <u>26 and 28</u> is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date						
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Statement(s) (PTO-1449 or PTO/SB/08) Other:						
1 apor 140(5) mail bato						

Application/Control Number: 08/602,503 Page 2

Art Unit: 2814

DETAILED ACTION

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

Claim 19 recites the limitation "the layer of electrically conductive epoxy adhesive" in lines 12-13. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yasuhide et al. (J.P 63-179537) in view of Schonhorn et al. (U.S. Pat. 4377619)

Yasuhide et al. disclose a method of fabricating a multi-die assembly (Fig. 1c, abstract) comprising:

providing a subsbtrate 4 including a plurality of conductors 4-1;

attaching at least one active face down base die 1 to the substrate in electrical communication with at least some of the plurality of conductors;

providing a layer of joining material 1-1 (page 4, lines 20-26) to a back side of the at least one base die;

Art Unit: 2814

placing a back side of at least one active face up stack die 2 on the layer of joining material;

securing the back side of at least one stack die to the at least one base die;

providing a direct electrical path between the at least one stack die and at least one of the plurality of conductors, and electrically grounding at least one base die via the layer of joining material and at least one stack die.

Yasuhide et al. fail to disclose the step of curing the layer of conductive epoxy adhesive.

Yee discloses a layer of electrically conductive epoxy adhesive is employed and cured (column 3, lines 5-7). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Yasuhide et al. to prevent the spreading of the adhesive and to secure more firmly the semiconductor stack package, as shown by Yee.

3. Claims 21-23, 25, 27, 29 and 33-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yasuhide et al. in view of Yee and further in view of Fogal et al. (U.S. Pat. 5323060).

Yasuhide et al. and Yee fail to disclose at least one discrete component to at least one of the stack die, the base die or the substrate.

Fogal et al. disclose a multichip module (fig. 5, column 3, lines 43 et seq.) comprising:

a discrete component 75 to the substrate 12;

Art Unit: 2814

a discrete components 76 and 78 to an adhesive layer 77 to an upper uppermost chip 85; and

a bond wires 44a, 44b, and 79-81, wherein the bond wires bonding to the substrate and the chips. Fogal et al. show that discrete components can be added, while it is not specifically pointed out, the discrete component could include a filer (by pass) capacitor (column 3, line 53) which is needed for proper device operation and is not normally formed as part of a chip. It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Yasuhide et al. and Yee to provide additional necessary components.

- Regarding claim 22, Fogal et al. disclose extending a component to substrate bond wire 79/44b between the at least one discrete component 76/75 and at least one of the plurality of substrate conductors (fig. 5).
- Regarding claim 23, Fogal et al. disclose a multi-chip semiconductor (fig. 1, column 2, lines 35 et seq.) comprising: securing at least another stack die 54 to the assembly and electrically connecting the at least another stack die and at least one of the plurality of substrate conductors.
- Regarding claim 25, Fogal et al. disclose securing the at least another stack die
 54 to the at least one stack die 28.
- Regarding claim 27, Fogal et al. disclose securing at least one discrete
 component 76/78 to at least one stack die and extending a component to
 substrate bond wire 79 between the at least one discrete component and at least
 one of the plurality of substrate conductors.

Art Unit: 2814

Regarding claim 29, Fogal et al. disclose securing at least one discrete
component to the at least one base die, and extending a component to substrate
bond wire 79/44b between the at least one discrete component and at least one
of the plurality of substrate conductors.

- Regarding claim 33, Fogal et al. disclose securing at least one discrete component to the substrate; and extending a die to component bond wire between the at least one stack die and the at least one discrete component.
- Regarding claim 34, Fogal et al. disclose extending a die to component bond wire 79/44b between the at least one discrete component and at least one of the plurality of substrate conductors.
- 4. Claims 30-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yasuhide et al. in view of Yee and further in view of Rostoker (U.S. Pat. 5399898).

Yasuhide et al. and Yee disclose the claimed invention except for not further disclose the face down base die includes attaching at least two active face down base die to the substrate.

Rostoker discloses the attaching at least one active face down base die includes attaching at least two active face down base die 404 and 410 (fig. 4a, column 14, lines 40 et seq.) to the substrate 402 and electrically coupling each of the base die with one of the plurality substrate conductors 406 and 412; a bridging 416 at least one stack die between the two base die; and further comprising securing at least another stack die over the at least one stack die (fig. 3b). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of

Art Unit: 2814

Yasuhide et al. and Yee to provide a greater power dissipation and a natural convection cooling channel and design flexibility in mounting semiconductor devices, as shown by Rostoker.

Allowable Subject Matter

Claims 26 and 28 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306 for regular communications and (703) 872-9306 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

DLN March 18, 2004 Wael fahrmy SPE 2814

Page 6

Art Unit: 2814

Page 7